REMARKS

Careful review and examination of the subject application are noted and appreciated.

SUPPORT FOR CLAIM AMENDMENTS

Support for the amendments to the claims can be found in the drawings as originally filed, for example, on FIGS. 5-8 and in the specification as originally filed, for example, on page 11, line 3 through page 14, line 2. As such, no new matter has been introduced.

CLAIM REJECTIONS UNDER 35 U.S.C. §102

The rejection of claims 1-24 under 35 U.S.C. §102(b) as being anticipated by Abe (U.S. Patent No. 5,504,535; hereinafter Abe '535) has been obviated by appropriate amendment and should be withdrawn.

The rejection of claims 1-5, 11-19 and 24 under 35 U.S.C. §102(b) as being anticipated by Lane (U.S. Patent No. 5,598,222) has been obviated by appropriate amendment and should be withdrawn.

In contrast to the cited references, the presently claimed invention (claim 1) provides an apparatus comprising (a) a first circuit configured to receive an encoded video signal at a first input and to present a decoded video signal at a first output and (b) a second circuit configured to receive the decoded video

signal at a second input and to present (i) a first video output signal having a first resolution at a second output and (ii) a second video output signal having a second resolution at a third output, where the first video output signal and the second video output signal are generated in response to the decoded video signal. Claims 13 and 14 include similar limitations.

Abe '535 and Lane do not disclose or suggest a second circuit configured to receive the decoded video signal at a second input and to present (i) a first video output signal having a first resolution at a second output and (ii) a second video output signal having a second resolution at a third output, where the first video output signal having the first resolution and the second video output signal having the second resolution are generated in response to the decoded video signal, as presently claimed. Specifically, Abe '535 shows two separate video input signals, one an NTSC signal and the other a MUSE encoded hi-vision signal (see FIG. 1 and column 7, line 34 through column 8, line 37 of Abe Similarly, Lane shows a first (primary) video input presented to a full resolution decoder and a second (secondary) video signal presented to a reduced resolution decoder (see FIGS. 1-2 and Abstract of Lane). Therefore, neither Abe '535 nor Lane provide the factual support necessary for a prima facie case of As such, the rejections do not appear to be anticipation. sustainable and should be withdrawn.

Claims 2-12 and 15-24 depend, directly or indirectly, from either claim 1 or claim 14 which are believed to be allowable. As such, the presently claimed invention is fully patentable over the cited references and the rejections should be withdrawn.

Furthermore, with respect to claim 24, Applicant's representative respectfully traverses the Examiner's suggestion that the limitation of the first scaling factor and the second scaling factor are constrained according to a ratio of lines in the first video output signal and the second video output signal, as presently claimed, is inherent in Lane. Inherency requires certainty of results, not mere possibility. See, e.g., Ethyl Molded Products Co. v. Betts Package, Inc., 9 U.S.P.Q. 2d 1001 (E.D.Ky 1988).

New claim 25 depends directly from claim 14 which is believed to be allowable. As such, the presently claimed invention is fully patentable over the cited references.

Accordingly, the present application is in condition for allowance. Early and favorable action by the Examiner is respectfully solicited.

The Examiner is respectfully invited to call the Applicant's representative between the hours of 9 a.m. and 5 p.m. ET at 586-498-0670 should it be deemed beneficial to further advance prosecution of the application.

If any additional fees are due, please charge Deposit Account No. 12-2252.

Respectfully submitted,

CHRISTOPHER P. MAIORANA, P.C.

Robert M. Miller

Registration No. 42,892

Dated: <u>May 26, 2006</u>

c/o Henry Groth
LSI Logic Corporation
1621 Barber Lane, M/S D-106 Legal
Milpitas, CA 95035